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Abstract-- A controlled power inverter can cause instabil-
ity at the point of common coupling (PCC) with its output 
filter and the grid. This paper analyzes the influence of the 
Phase-Locked Loop (PLL) on the output admittance of 
single-phase current-controlled inverters with different grid 
stiffness. It shows that the PLL introduces a paralleled 
admittance into the output admittance of the inverter, which 
may lead to unintentional low-order harmonic oscillation in 
a weak grid. Moreover, the Second Order Generalized Inte-
grator PLL (SOGI-PLL) is also modeled. It is found that the 
quadrature signal generator of SOGI plays a stabilizing role 
in grid-inverter interactions, which thus provides a promis-
ing candidate for avoiding the PLL-induced instability in 
single-phase inverters. Simulation results are presented for 
verifying the theoretical analysis. The possible instability 
due to different PLL bandwidth is also demonstrated. 
Index Terms--Phase-Locked Loop (PLL), small-signal 
model, single-phase inverter, stability. 
I.  INTRODUCTION
Most renewable energy sources have to be converted 
from dc to ac in grid-connected applications. The phase 
angle and frequency of the injected current have to be 
synchronized with the grid voltage in order to flexibly 
control the active power and reactive power injected into 
the power grid. This has typically been accomplished by 
using a Phase-Locked Loop (PLL) [1]. 
It has been reported the power quality of grid tends to 
be degraded as the increased penetration level of inverter-
interfaced renewable energy sources. For example, it is 
shown in [1] that even though some commercial 
photovoltaic inverters fulfilled the requirements imposed 
by the grid standards, their output currents still exceed the 
harmonic limits in weak grids with high grid inductance. 
In these cases, harmonic emissions of inverters are 
likely induced by the interaction between the inverter 
control system, e.g. PLL and current control, and grid 
impedance [2]. A well-established technique to analyze 
such interconnected systems is the impedance-based 
stability analysis with Nyquist stability criterion [6], [10], 
which predicts the system stability based on the ratio 
between the grid impedance and inverter output 
admittance. This method has widely been used to study 
the stability of a hybrid ac/dc system [7], and the stability 
of grid-connected and islanded micro-grids [8]. It is 
shown in [3] that the harmonic content in the injected 
current increased in the case of using a wide-bandwidth 
PLL in a weak grid, which may further lead to instability 
when grid impedance changes, as shown in [5]. It is 
demonstrated in [4] that how this instability can be 
avoided by actively shaping the output admittance of 
inverter. However, the previous research works focused 
on the stability influence of conventional Synchronous 
Reference Frame-PLL (SRF-PLL), while the dynamic of 
the Quadrature Signal Generator (QSG) used in single-
phase systems is overlooked, which is a critical 
component for grid-synchronization of single-phase grid-
connected inverters.  
This paper thus addresses the influence of PLL on the 
stability of a single-phase grid-connected, LCL-filtered 
inverter with a stationary frame current control, and a 
particular attention is given to the effect of Second-Order 
Generalized Integrator (SOGI) in using SOGI-PLL. First, 
the impedance models of the single-phase inverter with 
the basic T/4 delayed PLL and SOGI-PLL are developed. 
Then, the influence of these PLLs on the stability of 
inverter is analyzed by means of impedance-based 
stability analysis method. It is shown in stiff grids the 
inverter is stable when the PLL itself and current control 
loop are stable. In contrast, the system stability in a weak 
grid is not only affected by the stability of PLL itself and 
current control, but affected also by the PLL bandwidth 
through the current reference generation, which may 
introduce a negative real-part in the output admittance of 
inverter. Moreover, with the use of SOGI and its low-
pass filtering nature of generating quadrature signal, the 
inverter can still be stabilized even with a wide-
bandwidth SRF-PLL design. It thus provides a promising 
grid synchronization technique for avoiding the PLL-
induced instability.  
The rest of the paper is organized as follows: Section 
II presents a small-signal model of the single-phase grid-
connected inverter with PLL. Section III shows how the 
bandwidth of PLL influences on the stability of the 
inverter under a weak grid, and the resulting resonance 
frequency is predicted by means of the impedance-based 
stability analysis. Simulation results are presented in 
Section IV, which validates the effectiveness of 
theoretical analysis. Section V concludes the paper. 
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II.  IMPEDANCE-BASED MODEL OF INVERTER WITH PLL
A.  Inverter Model 
Fig. 1 shows a diagram of a single-phase grid-
connected inverter with an LCL-filter, where L1, Cf and L2
constitute the LCL-filter; Zg is the grid impedance; Uin is 
the input dc voltage; uinv is the output voltage of the 
inverter bridge; ug is the grid voltage; uPCC is the voltage 
of PCC point. The reference current iref is obtained by 
using a phase-locked loop which will be synchronized 
with the power grid voltage. Gi(s) is the grid current 
controller transfer function which adopts the proportional 
resonant (PR) controller. In order to accurately reflect the 
characteristics of the digital control, the zero order hold 
(ZOH) is adopted in the model and its transfer function is
  0.51 /s ssT sTh sG s e s T e    .
According to Fig. 1, a small signal model of the grid-
connected inverter in s-domain can be obtained as shown 
in Fig. 2. Here 1/Ts is the sampling time, PWMK  is the 
transfer function from modulation wave to uinv, GPLL(s) is 
the phase locked loop transfer function. As shown in Fig. 
2, the inverter model can be divided into two parts: the 
first part is the phase-locked control loop, which is from 
the grid reference current iref to the voltage of PCC uPCC
through phase-locked loop; the other part is the grid 
current control loop, which is from the grid current ig to 
the grid reference current iref through the grid current 
closed loop. 
The control model of Fig. 2 can be simplified to Fig. 3,  
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From Fig. 3 the grid current ig can be obtained as 
2
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           (4) 
where 1 2ig X XT G G  is the gain of the current control loop. 
However, the reference current iref is not an independent 
variable, when considering the PLL. The grid current ig
can be rewritten as
2
1 1
ig X
g m PLL PCC PCC
ig ig
T Gi I G u u
T T
 
 
       (5) 
B.  The Small Signal Model of T/4 Delayed PLL 
In order to analyze the influence of the PLL on the sta-
bility of the grid-connected inverter, the mathematic 
model of the PLL should be established at first. This 
paper analyzes the influence of the PLL on the system 
stability by adopting the T/4 delayed PLL as the synchro-
nous method for simple, and the analysis method can be 
extended into other PLLs. The block diagram of T/4 de-
layed PLL is shown in Fig. 4. 
From Fig.4, the small-signal model of the inverter can 
be derived as (6) in the time-domain. In terms of notation, 
bold fonts are used to represent vector and matrix quanti-
ties. Where 0  is the fundamental angular frequency, 
0	  is the corresponding angle, refi  is the reference grid 
current, mI  is the amplitude of the reference current. 
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Since the PLL is a nonlinear system, linearization must 
be made to allow transfer function to be derived. For this 
sake, Equation (6) can be rewritten by the sum of the 
steady state variable and disturbance variable as  
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Fig. 3. Simplified block diagram of inverter in the s-domain.
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Fig. 1. Basic diagram of a single-phase inverter with LCL-filter. 
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Fig. 2. Block diagram of grid-connected inverter in s-domain. 
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where, 0  is the fundamental angular frequency, 0ˆ	  is 
the disturbance angular, dqU  and ˆdq  are the 
synchronous frame voltage and disturbance variable of 
the PCC, respectively. After the Park transformation, the 
voltage of PCC in stationary frame can be obtained as 
0 0ˆˆ j t dqe
 	

 
 

    U         (8) 
The relation can be linearized by approximating 
0ˆcos 1	  ˈ 0 0ˆ ˆsin	 	  and by neglecting cross terms be-
tween the perturbation quantities, yields: 
0ˆˆdq m dq mU jU 	                (9) 
The relation between the disturbance voltage of PCC in 
stationary frame ˆ
  and the disturbance voltage of 
PCC in synchronous frame ˆdq  can be derived as 
0
0ˆˆ ˆ
j t
m dqe jU


 	               (10)
Then, substitute (7) and (9) to (6), and after the La-
place transformation, the result can be obtained as 
     0ˆ ˆImPLL dqs T s	             (11) 
where    2
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K s K
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s U K s K


 
.
For the stationary frame current control, the reference 
current can be obtained as  
   0 0 0ˆˆ cos sinref ref ref m mi I i I t I t  	       (12) 
where 
 0 0ˆˆ sinref mi I t 	              (13) 
Then, equation (13) can be transformed to s-domain by 
the Laplace transformation as 
     ˆ ˆˆ
2
m
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I
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Neglecting the PD dynamic characteristics of the PLL, 
i.e. ˆ ˆPCCu u
 , and considering ˆ  lagging ˆ
 90 ,
Substitution of (10-11) in (13), the transfer function from 
the reference current to the voltage of the PCC and PLL 
transfer function can be obtained as (15) and (16). 
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C.  The Small Signal Model of SOGI-PLL 
As discussed in the previous part, the transfer function 
of PLL from the reference current to the voltage of the 
PCC to can be obtained by neglecting the PD block dy-
namics, however, in the practice, there always exists a PD 
in the advanced PLL, i.e. Enhanced PLL, SOGI-PLL and 
Inverse Park transformation PLL [13], which are com-
mon used in the single-phase inverter, because the infor-
mation of the single-phase system is less than three-phase 
system. The characteristics of the QSG has not discussed 
in the published papers that concerned the PLL influence 
on the impedance of the inverter. In this part, the dynam-
ics of the QSG in an advanced PLL (SOGI-PLL) will be 
considered when modeled the admittance of the inverter 
with PLL. 
An adaptive filtering based PLL solution is using sec-
ond order generalized integrator (SOGI) to create the 
QSG system, commonly known as SOGI-PLL [13]. The 
structure of SOGI-QSG is depicted in Fig. 5, in which 
  is the estimated frequency of the input signal, the 
proportionality factor k is the control parameter of the 
adaptive filter. 
If two-weight adaptive filters are adopted in single-
phase applications, it will present a better performance 
and it behaves like a “sinusoidal integrator” [13-15]. The 
transfer function of such kind of adaptive filter can be 
expressed as,  
2 2AF
sG
s 


               (17) 
Multiplied by  , it shares the transfer function of a 
second order generalized integrator in common [14], [15]. 
Thus, referring to Fig. 5, the characteristic transfer 
functions of the SOGI block can be derived as 
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When considering the QSG dynamics, equation (15) 
cannot be used for the transfer function of PLL from the 
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Fig. 5. Phase Detector of SOGI-PLL 
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Fig. 4. Block diagram of synchronous reference frame PLL.
reference current to the voltage of the PCC. It will be 
only the transfer function of PLL from the reference 
current  rˆefi s  to one of the outputs of QSG uˆ
 . How-
ever, the other output of the QSG uˆ  in the SOGI-PLL 
also has the effect on the characteristics of the PLL. As 
shown in equation (18), D(s) is a band-pass filter and Q(s)
is a low-pass filter, when analyze the influence of PLL on 
the admittance of the inverter, both of the two character-
istics has to be considered. 
From equation (10), the disturbance of the QSG output 
can be obtained as (19) and (20), separately. 
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For the disturbance  ˆRe dq  in synchronization 
frame is not used in the PLL structure, so the third term 
in right side of equation (19) and (20) can be neglected. 
Equation (19) and (20) can be simplified transformed to 
s-domain by Laplace transformation as 
         
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2 PLL PLL
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Substitute (21) and (22) in (14), the transfer function 
from the reference current to the output voltage of the 
SOGI-QSG can be obtained as (23). 
       
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Considering the dynamics of the SOGI-QSG, the trans-
fer function from the reference current  rˆefi s  to the 
voltage of PCC  PCCˆ s  and SOGI-PLL transfer func-
tion can be derived as (24) and (25). 
 
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     
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From equation (25), the current reference  rˆefi s  is 
not only effected by uˆ
 , but also influenced by the or-
thogonal signal uˆ , both of the two characteristics of D(s)
and Q(s) influenced the admittance of the inverter by 
effected the transfer function of PLL. 
III.  IMPACT TO SYSTEM STABILITY DUE TO PLL EFFECTS
The main focus in this section is to analyze how the 
amplitude of the reference current, the PLL bandwidth 
and SOGI-PLL effect on the stability of the single-phase 
inverter system. Impedance-based stability criterion will 
be derived to verify the accuracy of the inverter model 
with PLL has established in section II. 
A.  Impedance-Based Stability AnDlysis
A method to determine inverter-grid system stability 
only using the inverter output admittance and the grid 
impedance is developed in [9]. It has been shown that a 
grid-connected inverter will remain stable, if the ratio of 
the inverter output admittance to the grid admittance and 
satisfied the Nyquist stability criterion. But in [9] the 
inverter model does not consider the influence of the PLL 
on the stability of the inverter. The impedance-based 
stability criterion of considering the influence of the PLL 
on the inverter will be derived in this paper. 
Equation (5) can be rewritten as  
 g PLL PCC inv PCCi Y u Y u              (26) 
where, 2,
1 1
m PLL ig X
PLL inv
ig ig
I G T GY Y
T T
  
 
,  PLLG s  can 
be replaced by  SOGI PLLG s  if the synchronization 
method is SOGI-PLL. 
From equation (26), the equivalent circuit of the grid-
connected inverter is shown in Fig. 6. As shown in Fig. 6, 
considering the PLL, the grid inverter admittance can be 
equivalent to a model of the current loop admittance Yinv
in parallel with the negative admittance YPLL. The output 
admittance of the grid-inverter can be obtained as: 
g
o PLL inv
PCC
i
Y Y Y
u
               (27) 
According to Fig. 6, the following can be obtained, 
0
0
1 1
1/ 1/ 1 /
g
g g o g
i
Y
u Y Y Y Y
   
 
       (28) 
where 1 /g gY L s  is the output admittance of the grid, 
gL is the grid inductance. 
The following is to analyze how the grid admittance 
affected the stability criterion of the system when the grid 
is changed from a strong grid to a weak grid. 
Fig. 6. Equivalent circuit of grid-connected inverter with PLL.
1) Strong grid.
As shown in the Fig. 6, Y0 is equivalent to YPLL in par-
allel with Yinv.
0 PLL invY Y Y              (29) 
From equation (29), the poles of Y0 are the poles of 
YPLL add the poles of Yinv, therefore, in order to guarantee 
Y0 stable, YPLL and Yinv must be stable. 
Form (26) and (5), the admittance of the inverter can 
be obtained as  21/ / 1inv inv X igY Z G T   , and the 
closed transfer function of the current control loop can be 
written as  / 1inv ig igT T   , so both of them have the 
same poles. As a consequence, to guarantee all poles of 
Yinv in the left half plane of s-domain, the parameters of 
the closed loop must be designed reasonable to ensure the 
current control loop is stable. 
The paralleled admittance of PLL can be derived as
 / 1PLL m PLL ig igY I G T T    from (26), and the closed 
loop transfer function of PLL is PLL m PLLI G  . The 
poles of YPLL equal to the poles of PLL  add the poles of 
inv . If the current control loop and PLL are stable, all 
the poles of YPLL in the left half plan, which means YPLL is 
stable.
Under a strong grid, the admittance of the grid can be 
neglected because its value is very small, i.e. gY   . If 
the current control loop and PLL are stable, Yinv and YPLL
can be guaranteed stable, which provides Y0 is stable. 
Therefore, in this situation, the stability of the system 
depends on the stability of current control loop and PLL. 
The condition of guarantee the system stable is ensure the 
current control loop and PLL is stable respectively. 
2) Weak Grid
The admittance of the gird can’t be neglected in a weak 
grid. For system stability analysis, it can be assumed that 
the admittance of the inverter with PLLY0 is stable. In this 
situation, the stability of the current depends on the sta-
bility of the second term on the right-hand side of (28), 
define  H s  as 
 
0
1
1 / g
H s
Y Y


             (30) 
The impedance-based stability criterion is based on the 
observation that  H s resembles the close-loop transfer 
function of a negative feedback control system where the 
forward gain is unity and the feedback gain is /o gY Y ;
that is, the ratio of the inverter output admittance to the 
grid output admittance. By linear control theory, H(s) is 
stable if and only if /o gY Y  satisfies the Nyquist stability 
criterion [8]. 
From the analysis in these two situations, the conclu-
sion can be obtained as: If the system is stable, two con-
ditions must be satisfied: 1) the output admittance of the 
grid-inverter Y0 is stable; 2) /o gY Y  satisfied the Nyquist 
stability criterion. 
B.  Influence of PLL on the Stability of Inverter  
From (26), it can be observed that the PLL introduced 
a negative admittance YPLL to the output admittance Yo of 
the grid-connected inverter, which will reduce the ampli-
tude and phase angle of Yo, and reduces the stability mar-
gin of the system. It may even cause system instability. 
However, in the factor of YPLL, Tig is determined by the 
grid current closed loop design, thus only Im and GPLL
affect ZPLL. The following is analyzes the effect of these 
two variables on the admittance of the inverter with PLL 
Yo.
1) Reference current amplitude mI .
The larger mI  leads the amplitude of YPLL larger, and 
Yo is in the form of YPLL in parallel with Yinv. And the 
admittance of the inverter with PLL Yo mainly depends 
on a larger parallel admittance. Therefore, the phase mar-
gin and stability of the system can be decreased by a 
larger amplitude of the reference current mI , which has a 
large impact on the admittance of PLL YPLL.
2) GPLL.
The transfer function of PLL GPLL takes on the charac-
teristics of the low pass filter above the fundamental 
frequency f0 and assumes its bandwidth is fBW. Therefore, 
when f > fBW, the amplitude of GPLL decreases when the 
frequency increases. At the same time when f > f0, the 
phase frequency curve of GPLL has a 0 90  	phase shift. 
The amplitude and phase angle of 1/GPLL is lower at the 
high frequency with a larger bandwidth of the GPLL, thus 
result in the amplitude and phase angle of YPLL is smaller, 
which reduces the amplitude and phase of Yo, so the 
phase margin and the stability of the system is decreased. 
As the amplitude of the reference current mI  is the 
given parameter in the system; thus, in order to get a 
stable system, the bandwidth of the PLL should be set at 
a low frequency. As a consequence, a compromise exists 
between PLL response speed and the stability of the sys-
tem. 
To apply the impedance-based stability criterion pre-
sented in the aforementioned section, the output admit-
tance of the inverter and the grid admittance were simu-
lated. System circuit diagram and control schemes used 
as shown in Fig. 1, the system and inverter control pa-
rameters are given in Table I. There are three cases will 
be demonstrated in this part: 1) T/4 delayed PLL with 
different bandwidths as 100Hz and 200Hz are used in a 
weak grid for demonstration how the stability of the sys-
tem is influenced by the PLL bandwidth. 2) The band-
width of T/4 delayed PLL is changed under the condition 
of half of the power rating, which will be demonstrated 
that the reference current smaller will be good at the 
stability of the system with the same PLL bandwidth. 3) 
The T/4 transport delayed PLL is replaced by the SOGI-
PLL with the same PLL bandwidth 200 Hz to demon-
strate how the SOGI-QSG impacts the stability of the 
system. 
1) T/4 delayed PLL.
Fig. 7 shows the bode diagram of the grid-connected 
inverter output admittance and the grid admittance for the 
two PLL bandwidths in a weak grid as the inductance of 
the grid is 7 mH. With the bandwidths of PLL are 100 Hz 
and 200 Hz, the grid admittance intersects with the grid-
connected inverter output admittance at two different 
frequencies (180 Hz and 210 Hz) where the phase differ-
ence is 154 deg and 192 deg, respectively, indicating that 
in the first case the design of the PLL bandwidth is 100 
Hz has sufficient phase margin exists for the system sta-
bility and it is stable, but in the second case with the PLL 
bandwidth is 200 Hz, the system is unstable.  
2) Reducing the power rating.
Fig. 8 shows the bode diagram of the grid-connected 
inverter output admittance and the grid admittance for 
these two PLL bandwidths under half of the rated current 
as 20 A in a weak grid. In this situation the two unstable 
conditions with PLL bandwidth as 200 Hz becomes sta-
ble for their phase margin sufficient the impedance-based 
stability criterion. This can be matched with the results 
that the amplitude of the reference current decreased 
could improve the stability of the system which has dis-
cussed in the theoretical analysis.  
3) SOGI-PLL
Fig. 9 shows the bode diagram of the grid-connected 
inverter output admittance and the grid admittance with a 
T/4 delay and SOGI-PLL with the same bandwidth as 
200 Hz in a weak grid. In this situation the unstable con-
ditions with PLL bandwidth as 200 Hz becomes stable by 
using the SOGI-PLL for their phase margin sufficient the 
impedance-based stability criterion. This is owe to the 
low pass filter and band pass filter characteristics of the 
SOGI-QSG, which can improve the stability of the sys-
tem by suppressing harmonics pass from the voltage of 
PCC to the current of the grid. 
TABLE. I. PARAMETERS OF A SINGLE-PHASE GRID-CONNECTED 
INVERTER.
Prameters/Compensator Symbol Value 
Dc Bus Voltage Uin 400 V 
Peak Grid Voltage Ug 325 V 
Fundamental Frequency f 50 Hz 
LCL Filter 
L1 0.36 mH 
Cf 4.7 uF 
L2 0.2 mH 
Sampling Frequency fs 10 kHz 
Grid Inductance Lg 7 mH 
Current Controller 
Kpcon 8 
Krcon 800 
Peak of the rated Current Iref 40 A 
Different PLL  
bandwidths 
fBW1 100 Hz 
fBW2 200 Hz 
SOGI-PLL 
k 1.414 
fBW 200 Hz 
Fig. 7. Bode diagram of grid inverter admmitance with PLL of 
different bandwidth in a weak grid as the inductance of the grid is 
7mH. 
Fig. 8. Bode diagram of grid inverter admittance with PLL of 
different bandwidth under half of the rated current in a weak grid 
as the inductance of the grid is 7mH.
Fig. 9. Bode diagram of grid inverter admittance with different 
PLL of same bandwidth as 200 Hz in a weak grid as the induct-
ance of the grid is 7mH. 
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i.e., it has a high inductance. The Second Order General-
ized Integrator PLL (SOGI-PLL) is also modeled. It is 
found that the quadrature signal generator of SOGI plays 
a stabilizing role in grid-inverter interactions, which thus 
provides a promising candidate for avoiding the PLL-
induced instability in single-phase inverters. Moreover, 
simulation results demonstrate how the inverter becomes 
unstable, when the PLL bandwidth increases. The 
Nyquist stability criterion is applied in both the stable and 
unstable cases, and system stability conditions and the 
resonant frequencies can be predicted by this method. 
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